https://github.com/itsFrank/MinecraftHDL
GitHub - itsFrank/MinecraftHDL: A Verilog synthesis flow for Minecraft redstone circuitsA Verilog synthesis flow for Minecraft redstone circuits - GitHub - itsFrank/MinecraftHDL: A Verilog synthesis flow for Minecraft redstone circuitsgithub.comhttps://slideplayer.com/slide/9825677/
2/27/ VLSI Physical Design Automation Prof. David Pan Office: ACES Detailed Routing (II) - ppt download3 2/27/2016 Characterizing Channel Routing Problem Vertical constraint graph G v Horizontal constraint graphslideplayer.com내가 만드려고하는거랑은 좀 다르긴한데
암튼 아이디어는 많이 참고할 듯
이왜진 갓릴로그 ㄷㄷ